

MB834200A-20

CMOS 4M-BIT MASK PROGRAMMABLE READ ONLY MEMORY

4M-BIT (256K x 16, 512K x 8) CMOS READ ONLY MEMORY

The Fujitsu MB834200A is a CMOS Si-gate mask-programmable static read only memory organized as 262,144 words by 16 bits. (524,288 words by 8 bits).

The MB834200A has TTL-compatible I/O 3-state output level with full-static operation (i.e., no need of clock signal) and single +5V power supply.

Also, the MB834200A is designed for applications such as character generator or program storage which require large memory capacity and high-speed/low-power operation.

Memory organization of MB834200A is changeable between 16 bits and 8 bits. (ex. The system using 8 bits CPU and 16 bits CPU can use common data on the same chip.)


- Organization: 262,144 words x 16 bits
524,288 words x 8 bits
- Access time: 200ns max.
- Completely static operation: No clock required
- TTL compatible Input/Output
- Three state output
- Single +5V power supply
- Power dissipation: 220mW max. (Active)
5.5mW max. (Standby, TTL Input level)
275μW max. (Standby, CMOS input level)
- Standard 40-pin Plastic DIP
- 64-pin Plastic Quad Flat Package

ABSOLUTE MAXIMUM RATINGS (see NOTE)

Rating	Symbol	Value	Unit
Supply Voltage	V _{CC}	-0.3 to +7.0	°
Input Voltage	V _{IN}	-0.5 to V _{CC} +0.5	°
Output Voltage	V _{OUT}	-0.5 to V _{CC} +0.5	°
Temperature Under Bias	T _{BIA} S	-10 to +85	°C
Storage Temperature Range	T _{STG}	-45 to +125	°C

* Referenced to GND

NOTE: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



PIN ASSIGNMENT

(TOP VIEW)

A ₁₇	1	40	A ₈
A ₁₆	2	39	A ₉
A ₁₅	3	38	A ₁₀
A ₁₄	4	37	A ₁₁
A ₁₃	5	36	A ₁₂
A ₁₂	6	35	A ₁₃
A ₁₁	7	34	A ₁₄
A ₁₀	8	33	A ₁₅
A ₉	9	32	A ₁₆
CE	10	31	BYTE
V _{SS}	11	30	V _{SS}
OE	12	29	(A ₁)O ₁₈
O ₁	13	28	O ₈
O ₂	14	27	O ₉ *
O ₃	15	26	O ₁₀
O ₁₀	16	25	O ₁₁ *
O ₁₁	17	24	O ₁₂
O ₁₂	18	23	O ₁₃ *
O ₄	19	22	O ₁₄
O ₁₃	20	21	V _{CC}


* is applied to 8 bits.

*: All connect to V_{SS}.

QFP: See 6page.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Fig. 1 — MB834200A BLOCK DIAGRAM



OUTPUT SELECTION MODE

A ₋₁	BYTE	O ₁ to O ₈	O ₉ to O ₁₅	O ₁₆
X	H	O ₁ to O ₈	O ₉ to O ₁₅	O ₁₆
L	L	O ₁ to O ₈	High-Z	A ₋₁
H	L	O ₉ to O ₁₆	High-Z	A ₋₁

TRUTH TABLE

CE	OE	Mode	Output	Power Dissipation Mode
H	X	Not Selected	High-Z	Standby
L	H	Not Selected	High-Z	Active
L	L	Selected	D _{OUT}	Active

CAPACITANCE (TA=25° C, f=1MHz)

Parameter	Symbol	Min	Typ	Max	Unit
Output Capacitance (V _{OUT} = 0V)	C _{OUT}			15	pF
Input Capacitance (V _{IN} = 0V)	C _{IN}			10	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
Input Low Voltage	V_{IL}	-0.3		0.8	V
Input High Voltage	V_{IH}	2.2		$V_{CC}+0.3$	V
Ambient Temperature	T_A	0		70	$^{\circ}\text{C}$

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)


Parameter	Test Condition	Symbol	Min	Typ	Max	Unit
Active Supply Current	$\overline{CE}=V_{IL}$, Minimum Cycle	I_{CC}			40	mA
Standby Supply Current	$\overline{CE}=V_{IH}$	I_{SB1}			1	mA
	$\overline{CE}=V_{CC}=V_{IH}$, $V_{IN}=V_{ss}$ or V_{CC}	I_{SB2}			50	μA
Input Leakage Current	$V_{IN}=0$ to V_{CC}	I_U	-10		10	μA
Output Leakage Current	$\overline{CE}=V_{IH}$, $\overline{OE}=V_{IH}$	I_{UO}	-10		10	μA
Output High Voltage	$I_{OH}=-400\mu\text{A}$	V_{OH}	2.4			V
Output Low Voltage	$I_{OL}=2.1\text{mA}$	V_{OL}			0.4	V

Fig. 2 — AC TEST CONDITION

- Input Pulse Level
- Input Pulse Rise and Fall Time
- Timing Reference Levels

- : 0.6 to 2.4V
- : $t_r=5\text{ns}$
- : Input: $V_{IL}=0.8\text{V}$, $V_{IH}=2.2\text{V}$
- : Output: $V_{OL}=0.8\text{V}$, $V_{OH}=2.2\text{V}$
- : 1 TTL Gate and 100pF

- Output Load



AC CHARACTERISTICS


(Recommended operating conditions unless otherwise noted.)

Parameter	Test Condition	Symbol	Min	Max	Unit
Address Access Time	$\overline{CE}=\overline{OE}=V_{IL}$	t_{ACC}		200	ns
Chip Enable Access Time	$\overline{OE}=V_{IL}$	t_{CE}		200	ns
Output Enable Access Time	* 1	t_{OE}		80	ns
Output Disable Time	* 2	t_{OF}		60	ns
Output Hold Time	$\overline{CE}=\overline{OE}=V_{IL}$	t_{OH}	0		ns

* 1: Maximum \overline{OE} delay which does not affect t_{ACC} is $t_{ACC} - t_{OE}$.

* 2: t_{OF} is specified by either of \overline{CE} or \overline{OE} changing to High earlier.

TIMING DIAGRAM




PACKAGE DIMENSIONS

2

40-LEAD PLASTIC DUAL IN-LINE PACKAGE


(Case No. : DIP-40P-M01)



© 1988 FUJITSU LIMITED D40005S-3C

Dimensions in
inches (millimeters)

PACKAGE DIMENSIONS (Continued)



PIN ASSIGNMENT

