

# **MACH111 Family**

# **High-Density EE CMOS Programmable Logic**

#### DISTINCTIVE CHARACTERISTICS

- 44 Pins
- 32 Macrocells
- 5 ns tpp
- 182 MHz fcnt
- 38 Bus-Friendly<sup>™</sup> Inputs
- Peripheral Component Interconnect (PCI) compliant

- **■** Programmable power-down mode
- 32 Outputs
- 32 Flip-flops; 4 clock choices
- 2 "PAL26V16" Blocks
- Pin-compatible with MACH110, MACH210, MACH211, MACH215
- Improved routing over the MACH110

#### **GENERAL DESCRIPTION**

The MACH111 is a member of AMD's EE CMOS Performance Plus MACH® 1 family. This device has approximately three times the logic macrocell capability of the popular PAL22V10 without loss of speed.


The MACH111 consists of two PAL® blocks interconnected by a programmable switch matrix. The two PAL blocks are essentially "PAL26V16" structures complete with product-term arrays and programmable macrocells, which can be programmed as high speed or low power. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree

of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.

The MACH111 macrocell provides either registered or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.

Publication# 20420 Rev. A Amendment/0 Issue Date: December 1995


# **BLOCK DIAGRAM**



20420A-1

# **CONNECTION DIAGRAM Top View**

## **TQFP**



**Note:** 20420A-2

Pin-compatible with MACH211 and MACH210A.

## **PIN DESIGNATIONS**


CLK/I = Clock or Input

GND = Ground I = Input

I/O = Input/Output  $V_{CC}$  = Supply Voltage

# CONNECTION DIAGRAM Top View

# **PLCC**



**Note:** 20420A-3

Pin-compatible with MACH110, MACH210, MACH211, and MACH215.

## **PIN DESIGNATIONS**

CLK/I = Clock or Input


GND = Ground I = Input

I/O = Input/Output Vcc = Supply Voltage

### ORDERING INFORMATION

### **Commercial Products**

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations				
MACH111-5				
MACH111-7				
MACH111-10	JC, VC			
MACH111-12				
MACH111-15				
MACH111-20				


#### **Valid Combinations**

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## **ORDERING INFORMATION**

### **Industrial Products**

AMD programmable logic products for industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combir	ations
MACH111-7	
MACH111-10	
MACH111-12	ıc

MACH111-14 MACH111-18 MACH111-24

-18 = 18 ns tpd-24 = 24 ns tpd

#### **Valid Combinations**

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

#### **FUNCTIONAL DESCRIPTION**

The MACH111 consists of two PAL blocks connected by a switch matrix. There are 32 I/O pins and 6 dedicated input pins feeding the switch matrix. These signals are distributed to the two PAL blocks for efficient design implementation. There are four clock pins that can also be used as dedicated inputs.

#### The PAL Blocks

Each PAL block in the MACH111 (Figure 1) contains a 64-product-term logic array, a logic allocator, 16 macrocells and 16 I/O cells. The switch matrix feeds each PAL block with 26 inputs. This makes the PAL block look effectively like an independent "PAL26V16".

There are four additional output enable product terms in each PAL block. For purposes of output enable, the 16 I/O cells are divided into 2 banks of 8 macrocells. Each bank is allocated two of the output enable product terms.

An asynchronous reset product term and an asynchronous preset product term are provided for flip-flop initialization. All flip-flops within the PAL block are initialized together.

#### The Switch Matrix

The MACH111 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and 16 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

### The Product-Term Array

The MACH111 product-term array consists of 64 product terms for logic use, and 6 special-purpose product terms. Four of the special-purpose product terms provide programmable output enable, one provides asynchronous reset, and one provides

asynchronous preset. Two of the output enable product terms are used for the first eight I/O cells; the other two control the last eight macrocells.

# The Logic Allocator

The logic allocator in the MACH111 takes the 64 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 12 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 1 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 1 for cluster and macrocell numbers.

**Table 1. Logic Allocation** 

Output Macrocell	Available Clusters
M <sub>0</sub>	C <sub>0</sub> , C <sub>1</sub>
$M_1$	C <sub>0</sub> , C <sub>1</sub> , C <sub>2</sub>
$M_2$	C <sub>1</sub> , C <sub>2</sub> , C <sub>3</sub>
M <sub>3</sub>	C2, C3, C4
M <sub>4</sub>	C <sub>3</sub> , C <sub>4</sub> , C <sub>5</sub>
M <sub>5</sub>	C <sub>4</sub> , C <sub>5</sub> , C <sub>6</sub>
M <sub>6</sub>	C <sub>5</sub> , C <sub>6</sub> , C <sub>7</sub>
$M_7$	C <sub>6</sub> , C <sub>7</sub>
M <sub>8</sub>	C <sub>8</sub> , C <sub>9</sub>
M <sub>9</sub>	C <sub>8</sub> , C <sub>9</sub> , C <sub>10</sub>
M <sub>10</sub>	C <sub>9</sub> , C <sub>10</sub> , C <sub>11</sub>
M <sub>11</sub>	C <sub>10</sub> , C <sub>11</sub> , C <sub>12</sub>
M <sub>12</sub>	C <sub>11</sub> , C <sub>12</sub> , C <sub>13</sub>
M <sub>13</sub>	C <sub>12</sub> , C <sub>13</sub> , C <sub>14</sub>
M <sub>14</sub>	C <sub>13</sub> , C <sub>14</sub> , C <sub>15</sub>
M <sub>15</sub>	C <sub>14</sub> , C <sub>15</sub>



#### The Macrocell

The MACH111 macrocells can be configured as either registered or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured as registered or combinatorial. The flip-flops can be configured as D-type or T-type, allowing for product-term optimization.

The flip-flops can individually select one of four clock pins, which are also available as data inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

#### **Power-Down Mode**

The MACH111 features a programmable low-power mode in which individual signal paths can be programmed as low power. These low-power speed paths will be slightly slower than the non-low-power paths. This feature allows speed critical paths to run at maximum frequency while the rest of the paths operate in the low-power mode, resulting in power savings of up to 50%.

#### The I/O Cell

The I/O cell in the MACH111 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled,

or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to eight I/O cells. Within each PAL block, two product terms are available for selection by the first eight three-state outputs; two other product terms are available for selection by the last eight three-state outputs.

### **Bus-Friendly Inputs and I/Os**

The MACH111 inputs and I/Os include two inverters in series which loop back to the input. This double inversion reinforces the state of the input and pulls the voltage away from the input threshold voltage. Unlike a pull-up, this configuration cannot cause contention on a bus. For an illustration of this configuration, please turn to the input and output equivalent schematics at the end of this data book.

## **PCI Compliance**

The MACH111-5/7/10/12 is fully compliant with the *PCI Local Bus Specification* published by the PCI Special Interest Group. The MACH111-5/7/10/12's predictable timing ensures compliance with the PCI AC specifications independent of the design. On the other hand, in CPLD and FPGA architectures without predictable timing, PCI compliance is dependent upon routing and product term distribution.




Figure 1. MACH111 PAL Block

## **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature –65°C to +150°C
Ambient Temperature With Power Applied55°C to +125°C
Supply Voltage with Respect to Ground0.5 V to +7.0 V
DC Input Voltage –0.5 V to V <sub>CC</sub> + 0.5 V
DC Output or I/O
Pin Voltage $\dots -0.5 \text{ V}$ to $\text{V}_{\text{CC}}$ + 0.5 V
Static Discharge Voltage 2001 V
Latchup Current
$(T_A = 0^{\circ}C \text{ to } 70^{\circ}C) \dots 200 \text{ mA}$

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **OPERATING RANGES**

## Commercial (C) Devices

Ambient Temperature (T <sub>A</sub> )	
Operating in Free Air	0°C to +70°C
Supply Voltage (Vcc)	
with Respect to Ground +4.75	5 V to +5.25 \

Operating ranges define those limits between which the functionality of the device is guaranteed.

# DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = \text{Min}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			<b>V</b>
VoL	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, V_{CC} = \text{Min}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.5	٧
VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	V
Іін	Input HIGH Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 2)			10	μΑ
I <sub>IL</sub>	Input LOW Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 2)			-10	μΑ
Іоzн	Off-State Output Leakage Current HIGH	V <sub>OUT</sub> = 5.25 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)			10	μΑ
lozL	Off-State Output Leakage Current LOW	V <sub>OUT</sub> = 0 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)			-10	μΑ
Isc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 3)	-30		-160	mA
lcc	Supply Current (Static)	V <sub>CC</sub> = 5 V, T <sub>A</sub> =25°C, f = 0 MHz (Note 4)		40		mA
	Supply Current (Active)	V <sub>CC</sub> = 5 V, T <sub>A</sub> =25°C, f = 1 MHz (Note 4)		45		mA

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of I<sub>IL</sub> and I<sub>OZL</sub> (or I<sub>IH</sub> and I<sub>OZH</sub>).
- 3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second.  $V_{OUT} = 0.5 \text{ V}$  has been chosen to avoid test problems caused by tester ground degradation.
- 4. Measured with a 16-bit up/down counter program in low-power mode. This pattern is programmed in each PAL block and is capable of being enabled and reset.

# **CAPACITANCE (Note 1)**

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = V_{CC} - 0.5 V$	$V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$	6	pF
Соит	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	8	pF

# **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)**

Parameter				5			
Symbol	Parameter I	Parameter Description					Unit
tPD	Input, I/O, or	Input, I/O, or Feedback to Combinatorial Output				5	ns
	Catus Times	from Innut I/O or Foo	adha als ta Clauls	D-type	3.5		ns
ts	Setup Time	from Input, I/O, or Fee	EUDACK TO CIOCK	T-type	4		ns
tH	Hold Time				0		ns
tCO	Clock to Out	put				3.5	ns
tWL	Clock Width			LOW	2.5		ns
tWH	Clock width			HIGH	2.5		ns
		External Feedback	1/(tS + tCO)	D-type	143		MHz
	Maximum		T-type	133		MHz	
fMAX	fMAX Frequency	requency Internal Foodback (fCNT)	D-type	182		MHz	
(Note	(Note 1)	Internal r ceaback (i	CNIJ	T-type	167		MHz
	No Feedback	No Feedback	1/(tWL+ tWH)		200		MHz
tAR	Asynchronou	Asynchronous Reset to Registered Output				7.5	ns
tARW	Asynchronou	Asynchronous Reset Width (Note 1)		4.5		ns	
tARR	Asynchronou	Asynchronous Reset Recovery Time (Note 1)			4.5		ns
tAP	Asynchronou	us Preset to Registere	ed Output			7.5	ns
tAPW	Asynchronou	us Preset Width (Note	1)		4.5		ns
tAPR	Asynchronou	Asynchronous Preset Recovery Time (Note 1)			4.5		ns
tEA	Input, I/O, or Feedback to Output Enable				7.5	ns	
tER	Input, I/O, or Feedback to Output Disable			7.5	ns		
tLP	tPD Increase for Powered-Down Macrocell (Note 3)			10	ns		
tLPS	tS Increase for Powered-Down Macrocell (Note 3)			7	ns		
tLPCO	tC0 Increase	for Powered-Down M	acrocell (Note 3)			3	ns
tLPEA	tEA Increase	for Powered-Down Ma	acrocell (Note 3)			10	ns

- 1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
- 2. See Switching Test Conditions.
- 3. If a signal is powered down, this parameter must be added to its respective high-speed parameter.

#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature –65°C to +150°C	2
Ambient Temperature With Power Applied	2
Supply Voltage with Respect to Ground0.5 V to +7.0 V	V
DC Input Voltage0.5 V to VCC+ 0.5 V	<b>V</b>
DC Output or I/O	
Pin Voltage0.5 V to VCC + 0.5 V	<b>V</b>
Static Discharge Voltage 2001 V	<b>V</b>
Latchup Current $(T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$	4

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **OPERATING RANGES**

### Commercial (C) Devices

Ambient Temperature (TA) Operating in Free Air . . . . . . 0°C to +70°C Supply Voltage (VCC) with Respect to Ground . . . . . . +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

# DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter							
Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit	
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = \text{Min}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$		2.4			V
VoL	Output LOW Voltage	I <sub>OL</sub> = 16 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>				0.5	V
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Logical I Voltage for all Inputs (Note		2.0			>
VIL	Input LOW Voltage	Guaranteed Input Logical I Voltage for all Inputs (Note			0.8	V	
Іін	Input HIGH Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (N	Note 2)			10	μΑ
lı∟	Input LOW Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note	e 2)			-10	μΑ
Іоzн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$	·			10	μΑ
lozL	Off-State Output Leakage Current LOW	$V_{OUT} = 0 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$	Vout = 0 V, Vcc = Max			-10	μΑ
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (N	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 3)			-160	mA
Icc	Supply Current (Static)	l	(Note 5) (Note 6)		90 40		mA
	Supply Current (Active)	I '	(Note 5) (Note 6)		95 45		mA

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of I<sub>IL</sub> and I<sub>OZL</sub> (or I<sub>IH</sub> and I<sub>OZH</sub>).
- 3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second.  $V_{OUT} = 0.5 \text{ V}$  has been chosen to avoid test problems caused by tester ground degradation.
- 4. Measured with a 16-bit up/down counter program in low-power mode. This pattern is programmed in each PAL block and is capable of being enabled and reset.
- 5. This specification corresponds to devices with topside mark A.
- 6. This specification corresponds to devices with topside mark B.

# **CAPACITANCE (Note 1)**

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = V_{CC} - 0.5 \text{ V}$	$V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$	6	pF
Соит	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	8	pF

# **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)**

Parameter					_	-7		-10	
Symbol	Parameter De	Parameter Description			Min	Max	Min	Max	Unit
t <sub>PD</sub>	Input, I/O, or F	Input, I/O, or Feedback to Combinatorial Output				7.5		10	ns
ts	Setup Time fro	m Input, I/O, or Feedb	oack to Clock	D-type	5.5		6.5		ns
				T-type	6.5		7.5		ns
tн	Hold Time				0		0		ns
tco	Clock to Outpu	ıt				5		6	ns
t <sub>WL</sub>	Clock Width			LOW	3		5		ns
t <sub>WH</sub>	Clock vylatn			HIGH	3		5		ns
			4 //40 + 400)	D-type	95		80		MHz
	Maximum		1/(tS+ tCO)	T-type	87		74		MHz
f <sub>MAX</sub>	Frequency	ncy Internal Feedback (f(	fCNT)	D-type	133		100		MHz
	(Note 1)	T-t		T-type	125		91		MHz
		No Feedback	1/(tWL+ tWH)		166.7		100		MHz
t <sub>AR</sub>	Asynchronous	ronous Reset to Registered Output				9.5		11	ns
t <sub>ARW</sub>	Asynchronous	Asynchronous Reset Width (Note 1)			5		7.5		ns
t <sub>ARR</sub>	Asynchronous	Reset Recovery Time	e (Note 1)		5		7.5		ns
t <sub>AP</sub>	Asynchronous	Preset to Registered	Output			9.5		11	ns
t <sub>APW</sub>	Asynchronous	Preset Width (Note 1)	)		5		7.5		ns
t <sub>APR</sub>	Asynchronous	Preset Recovery Time	e (Note 1)		5		7.5		ns
t <sub>EA</sub>	Input, I/O, or Feedback to Output Enable			9.5		10	ns		
t <sub>ER</sub>	Input, I/O, or Feedback to Output Disable			9.5		10	ns		
t <sub>LP</sub>	t <sub>PD</sub> Increase for Powered-Down Macrocell (Note 3)			10		10	ns		
t <sub>LPS</sub>	ts Increase for Powered-Down Macrocell (Note 3)			7		7	ns		
t <sub>LPCO</sub>	t <sub>co</sub> Increase for	r Powered-Down Mac	rocell (Note 3)			3		3	ns
t <sub>LPEA</sub>	t <sub>EA</sub> Increase for	Powered-Down Macr	rocell (Note 3)		10		10	ns	

<sup>1.</sup> These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

<sup>2.</sup> See Switching Test Conditions.

<sup>3.</sup> If a signal is powered down, this parameter must be added to its respective high-speed parameter.

#### **ABSOLUTE MAXIMUM RATINGS**

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **OPERATING RANGES**

### Commercial (C) Devices

Ambient Temperature (TA)		
Operating in Free Air		0°C to +70°C
Supply Voltage (VCC)		
with Respect to Ground +	4.75	5 V to +5.25 \

Operating ranges define those limits between which the functionality of the device is guaranteed.

# DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions		Min	Тур	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = \text{Mir}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4	71		V	
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 16 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>				0.5	٧
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Logica Voltage for all Inputs (No		2.0			V
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)				0.8	٧
Іін	Input HIGH Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max	(Note 2)			10	μΑ
lı∟	Input LOW Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (No	ote 2)			-10	μΑ
I <sub>OZH</sub>	Off-State Output Leakage Current HIGH	V <sub>OUT</sub> = 5.25 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)				10	μΑ
lozL	Off-State Output Leakage Current LOW	$V_{OUT} = 0 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$				-10	μΑ
Isc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 3)		-30		-160	mA
Icc	Supply Current (Typical)	Vcc = 5 V, T <sub>A</sub> =25°C, f = 0 MHz (Note 4)	(Note 5) (Note 6)		90 40		mA
	Supply Current (Typical)	V <sub>CC</sub> = 5 V, T <sub>A</sub> =25°C, f = 1 MHz (Note 4)	(Note 5) (Note 6)		95 45		mA

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of I<sub>IL</sub> and I<sub>OZL</sub> (or I<sub>IH</sub> and I<sub>OZH</sub>).
- 3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- 4. Measured with a 16-bit up/down counter program in low power mode. This pattern is programmed in each PAL block and is capable of being enabled and reset.
- 5. This specification corresponds to devices with topside mark A.
- 6. This specification corresponds to devices with topside mark B.

# **CAPACITANCE (Note 1)**

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
Cin	Input Capacitance	V <sub>IN</sub> = V <sub>CC</sub> -0.5 V	Vcc = 5.0 V, T <sub>A</sub> = 25°C	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	8	pF

# **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)**

Parameter	<sup>71</sup>		-1	12	-1	5	-20				
Symbol	The second secon			Min	Max	Min	Max	Min	Max	Unit	
t <sub>PD</sub>	Input, I/O, or Feedback to Combinatorial Output				12		15		20	ns	
ts	to Clock		D-type	7		10		13		ns	
	to Clock			T-type	8		11		14		ns
tн	Hold Time				0		0		0		ns
tco	Clock to Outp	ut				8		10		12	ns
twL	Clock Width			LOW	6		6		8		ns
twн				HIGH	6		6		8		ns
		Code made Code de la colo	4 //40 . 400)	D-type	66.7		50		40		MHz
	Maximum	External Feedback	1/(tS + tCO)	T-type	62.5		47.6		38.5		MHz
f <sub>MAX</sub>	Frequency	Internal Feedback (f	FCNTN	D-type	76.9		66.6		47.6		MHz
	(Note 1)	internal reedback (i	CN1)	T-type	71.4		55.5		43.5	MHz	
		No Feedback	1/(tWL+ tWH)		83.3		83.3		62.5		MHz
t <sub>AR</sub>	Asynchronous	s Reset to Registered C	Dutput			16		20		25	ns
t <sub>ARW</sub>	Asynchronous	s Reset Width (Note 1)			12		15		20		ns
t <sub>ARR</sub>	Asynchronous	s Reset Recovery Time	(Note 1)		8		10		15		ns
t <sub>AP</sub>	Asynchronous	s Preset to Registered	Output			16		20		25	ns
tapw	Asynchronous	s Preset Width (Note 1)			12		15		20		ns
tapr	Asynchronous	s Preset Recovery Time	e (Note 1)		8		10		15		ns
tea	Input, I/O, or I	Feedback to Output En	able			12		15		20	ns
t <sub>ER</sub>	Input, I/O, or Feedback to Output Disable				12		15		20	ns	
t <sub>LP</sub>	t <sub>PD</sub> Increase for Powered-Down Macrocell (Note 3)				10		10		10	ns	
t <sub>LPS</sub>	ts Increase for Powered-Down Macrocell (Note 3)				7		7		7	ns	
tlpco	tco Increase for	or Powered-Down Mac	rocell (Note 3)			3		3		3	ns
t <sub>LPEA</sub>	t <sub>EA</sub> Increase for	or Powered-Down Mac	rocell (Note 3)			10		10		10	ns

<sup>1.</sup> These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

<sup>2.</sup> See Switching Test Conditions.

<sup>3.</sup> If a signal is powered down, this parameter must be added to its respective high-speed parameter.

#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature $\ \dots \ -65^{\circ}\text{C}$ to +150°C
Ambient Temperature With Power Applied55°C to +125°C
Supply Voltage with Respect to Ground0.5 V to +7.0 V
DC Input Voltage –0.5 V to VCC+ 0.5 V
DC Output or I/O
Pin Voltage $\dots -0.5 \text{ V}$ to VCC+ 0.5 V
Static Discharge Voltage 2001 V
Latchup Current $ (T_A = -40^{\circ} C \text{ to } +85^{\circ} C) \ldots 200 \text{ mA} $

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **OPERATING RANGES**

### Industrial (I) Devices

Ambient Temperature (TA)	
Operating in Free Air	–40°C to +85°C
Supply Voltage (VCC)	
with Respect to Ground	+4.5 V to +5.5 \

Operating ranges define those limits between which the functionality of the device is guaranteed.

# DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions		Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			V	
VoL	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, V_{CC} = \text{Min}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$				0.5	<b>V</b>
ViH	Input HIGH Voltage	Guaranteed Input Logical Voltage for all Inputs (Note		2.0			<b>V</b>
VıL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)				0.8	٧
Іін	Input HIGH Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (N	Note 2)			10	μΑ
lı∟	Input LOW Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 2)				-10	μΑ
Іоzн	Off-State Output Leakage Current HIGH	V <sub>OUT</sub> = 5.25 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)				10	μΑ
l <sub>OZL</sub>	Off-State Output Leakage Current LOW	V <sub>OUT</sub> = 0 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)				-10	μΑ
I <sub>SC</sub>	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 3)		-30		-160	mA
Icc	Supply Current (Static)	Vcc = 5 V, T <sub>A</sub> =25°C, f = 0 MHz (Note 4)	(Note 5) (Note 6)		90 40		mA
	Supply Current (Active)	Vcc = 5 V, T <sub>A</sub> =25°C, f = 1 MHz (Note 4)	(Note 5) (Note 6)		95 45		mA

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- 3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- 4. Measured with a 16-bit up/down counter program in low-power mode. This pattern is programmed in each PAL block and is capable of being enabled and reset.
- 5. This specification corresponds to devices with topside mark A.
- 6. This specification corresponds to devices with topside mark B.

# **CAPACITANCE (Note 1)**

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = V_{CC} - 0.5 V$	$V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$	6	pF
Соит	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	8	pF

# **SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)**

Parameter					-	7	-1	0	
Symbol	Parameter Description					Max	Min	Max	Unit
t <sub>PD</sub>	Input, I/O, or F	Input, I/O, or Feedback to Combinatorial Output				7.5		10	ns
ts	Setup Time from Input, I/O, or Feedback to Clock			D-type	5.5		6.5		ns
				T-type	6.5		7.5		ns
tн	Hold Time			0		0		ns	
tco	Clock to Outpu	ıt				5		6	ns
t <sub>WL</sub>	ML .			LOW	3		5		ns
t <sub>wH</sub>	Clock Width HIGH				3		5		ns
		External Feedback	1/(tS+ tC0)	D-type	95		80		MHz
	Maximum	External Feedback	1/(13+100)	T-type	87		10 r 6.5 r 7.5 r 0 r 6 r 5 r 5 r 80 m 74 m 100 m 91 m 100 m 91 r 7.5 r 7.5 r 7.5 r 11 r 7.5 r 7.5 r 10 r 10 r 10 r 10 r	MHz	
f <sub>MAX</sub>	Frequency	Internal Feedback (	fCNT)	D-type	133		100	MHz MHz MHz	
	(Note 1)	moman coasack (		T-type	125		91		
		No Feedback	1/(tWL+ tWH)		166.7		100		MHz
t <sub>AR</sub>	Asynchronous	Reset to Registered (	Dutput			9.5		11	ns
t <sub>ARW</sub>	Asynchronous	Reset Width (Note 1)			5		7.5		ns
t <sub>ARR</sub>	Asynchronous	Reset Recovery Time	(Note 1)		5		7.5		ns
t <sub>AP</sub>	Asynchronous	Preset to Registered	Output			9.5		11	ns
t <sub>APW</sub>	Asynchronous	Preset Width (Note 1)			5		7.5		ns
t <sub>APR</sub>	Asynchronous	Preset Recovery Time	e (Note 1)		5		7.5		ns
t <sub>EA</sub>	Input, I/O, or F	eedback to Output En	able			9.5		10	ns
t <sub>ER</sub>	Input, I/O, or Feedback to Output Disable			9.5		10	ns		
t <sub>LP</sub>	t <sub>PD</sub> Increase for Powered-Down Macrocell (Note 3)				10		10	ns	
t <sub>LPS</sub>	ts Increase for Powered-Down Macrocell (Note 3)				7		7	ns	
t <sub>LPCO</sub>	tco Increase for	r Powered-Down Mac	rocell (Note 3)			3		3	ns
t <sub>LPEA</sub>	t <sub>EA</sub> Increase for	r Powered-Down Macr	ocell (Note 3)		10		10	ns	

<sup>1.</sup> These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

<sup>2.</sup> See Switching Test Conditions.

<sup>3.</sup> If a signal is powered down, this parameter must be added to its respective high-speed parameter.

#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature $\ \dots \ -65^{\circ}C$ to +150°C
Ambient Temperature With Power Applied55°C to +125°C
Supply Voltage with Respect to Ground0.5 V to +7.0 V
DC Input Voltage –0.5 V to VCC+ 0.5 V
DC Output or I/O
Pin Voltage0.5 V to VCC+ 0.5 V
Static Discharge Voltage
Latchup Current $ (T_A = -40^{\circ} C \text{ to } +85^{\circ} C) \ldots 200 \text{ mA} $

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **OPERATING RANGES**

### Industrial (I) Devices

Ambient Temperature (TA)	
Operating in Free Air	–40°C to +85°C
Supply Voltage (VCC)	
with Respect to Ground	+4.5 V to +5.5 \

Operating ranges define those limits between which the functionality of the device is guaranteed.

# DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

Parameter	Denomentar Denomination	Total Completions		N4:	T	Mari	11
Symbol	Parameter Description	Test Conditions		Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = \text{Min}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$		2.4			V
Vol	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, V_{CC} = \text{Min}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$				0.5	٧
VIH	Input HIGH Voltage	Guaranteed Input Logical H Voltage for all Inputs (Note		2.0			٧
VıL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)				0.8	<b>V</b>
Іін	Input HIGH Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (No	ote 2)			10	μΑ
lı∟	Input LOW Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note	2)			-10	μΑ
Іоzн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$				10	μΑ
lozL	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)				-10	μΑ
I <sub>SC</sub>	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 3)		-30		-160	mA
Icc	Supply Current (Typical)		Note 5) Note 6)		90 40		mA
	Supply Current (Typical)	Vcc = 5 V, T <sub>A</sub> =25°C, (I	Note 5)		95 45		mA

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of I<sub>IL</sub> and I<sub>OZL</sub> (or I<sub>IH</sub> and I<sub>OZH</sub>).
- 3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second.  $V_{OUT} = 0.5 \text{ V}$  has been chosen to avoid test problems caused by tester ground degradation.
- 4. Measured with a 16-bit up/down counter program in low power mode. This pattern is programmed in each PAL block and is capable of being enabled and reset.
- 5. This specification corresponds to devices with topside mark A.
- 6. This specification corresponds to devices with topside mark B.

# **CAPACITANCE (Note 1)**


Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
Cin	Input Capacitance	V <sub>IN</sub> = V <sub>CC</sub> -0.5 V	Vcc = 5.0 V, T <sub>A</sub> = 25°C	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	8	pF

# **SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)**

Parameter				-1	12	-1	14	-1	8	-2	4	
Symbol	Parameter De	escription		Min	Max	Min	Max	Min	Max	Min	Max	Unit
t <sub>PD</sub>	Input, I/O, or F Output	Feedback to Combinator	rial		12		14.5		18		24	ns
ts	Setup Time from	om Input, I/O,	D-type	7		8.5		12		16		ns
	or Feedback t	o Clock	T-type	8		10		13.5		17		ns
tн	Hold Time			0		0		0		0		ns
tco	Clock to Outp	ut			8		10		12		14.5	ns
tw∟	Clock Width		LOW	6		6		7.5		10		ns
t <sub>WH</sub>			HIGH	6		6		7.5		10		ns
		External Feedback	D-type	66.7		54		40		32		MHz
	Maximum	1/(tS + tCO)	T-type	62.5		50		38		30		MHz
f <sub>MAX</sub>	Frequency	Internal Feedback	D-type	76.9		61.5		53		38		MHz
	(Note 1)	(fCNT)	T-type	71.4		57		44		34.5		MHz
		No Feedback 1/(tWL+	- tWH)	83.3		83.3		61.5		50		MHz
t <sub>AR</sub>	Asynchronous Reset to Registered Output		utput		16		19.5		24		30	ns
t <sub>ARW</sub>	Asynchronous Reset Width (Note 1)		12		14.5		18		24		ns	
t <sub>ARR</sub>	Asynchronous Reset Recovery Time (Note 1)		8		10		12		18		ns	
t <sub>AP</sub>	Asynchronous	s Preset to Registered O	Output		16		19.5		24		30	ns
t <sub>APW</sub>	Asynchronous	s Preset Width (Note 1)		12		14.5		18		24		ns
t <sub>APR</sub>	Asynchronous	s Preset Recovery Time	(Note 1)	8		10		12		18		ns
t <sub>EA</sub>	Input, I/O, or F	Feedback to Output Ena	ble		12		14.5		18		24	ns
t <sub>ER</sub>	Input, I/O, or F	Feedback to Output Disa	able		12		14.5		18		24	ns
t <sub>LP</sub>	t <sub>PD</sub> Increase for Powered-Down Macrocell (Note 3)		ocell		10		10		10		10	ns
t <sub>LPS</sub>	ts Increase for Powered-Down Macrocell (Note 3)			7		7		7		7	ns	
t <sub>LPCO</sub>	t <sub>CO</sub> Increase for Powered-Down Macrocell (Note 3)			3		3		3		3	ns	
t <sub>LPEA</sub>	t <sub>EA</sub> Increase for (Note 3)	or Powered-Down Macro	ocell		10		10		10		10	ns

- 1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
- 2. See Switching Test Conditions.
- 3. If a signal is powered down, this parameter must be added to its respective high-speed parameter.


# TYPICAL Icc CHARACTERISTICS $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$




The selected "typical" pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.


Maximum frequency shown uses internal feedback and a D-type register.


## **SWITCHING WAVEFORMS**




### **Combinatorial Output**











- 1. VT = 1.5 V.
- 2. Input pulse amplitude 0 V to 3.0 V.
- 3. Input rise and fall times 2 ns-4 ns typical.

# **SWITCHING WAVEFORMS**




**Latched Input** 





**Latched Input and Output** 

- 1.  $V_T = 1.5 V$ .
- Input pulse amplitude 0 V to 3.0 V.
   Input rise and fall times 2 ns-4 ns typical.

## **SWITCHING WAVEFORMS**







**Output Disable/Enable** 


- 1. VT = 1.5 V.
- 2. Input pulse amplitude 0 V to 3.0 V.
- 3. Input rise and fall times 2 ns-4 ns typical.

# **KEY TO SWITCHING WAVEFORMS**

WAVEFORM	INPUTS	OUTPUTS
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
<b>&gt;&gt;</b>	Does Not Apply	Center Line is High- Impedance "Off" State

KS000010-PAL

# **SWITCHING TEST CIRCUIT**



			Comm	ercial	Measured
Specification	<b>S</b> <sub>1</sub>	C∟	R <sub>1</sub>	$R_2$	Output Value
t <sub>PD</sub> , t <sub>CO</sub>	Closed				1.5 V
tea	$Z \rightarrow H$ : Open $Z \rightarrow L$ : Closed	35 pF	300 Ω	390 Ω	1.5 V
t <sub>ER</sub>	$H \rightarrow Z$ : Open $L \rightarrow Z$ : Closed	5 pF			$H \rightarrow Z: V_{OH} - 0.5 V$ $L \rightarrow Z: V_{OL} + 0.5 V$

<sup>\*</sup>Switching several outputs simultaneously should be avoided for accurate measurement.

#### **fMAX PARAMETERS**

The parameter  $f_{MAX}$  is the maximum clock rate at which the device is guaranteed to operate. Because the flexibility inherent in programmable logic devices offers a choice of clocked flip-flop designs,  $f_{MAX}$  is specified for three types of synchronous designs.


The first type of design is a state machine with feedback signals sent off-chip. This external feedback could go back to the device inputs, or to a second device in a multi-chip state machine. The slowest path defining the period is the sum of the clock-to-output time and the input setup time for the external signals ( $t_{\rm S}+t_{\rm CO}$ ). The reciprocal,  $f_{\rm MAX}$ , is the maximum frequency with external feedback or in conjunction with an equivalent speed device. This  $f_{\rm MAX}$  is designated " $f_{\rm MAX}$  external."

The second type of design is a single-chip state machine with internal feedback only. In this case, flip-flop inputs are defined by the device inputs and flip-flop outputs. Under these conditions, the period is limited by the internal delay from the flip-flop outputs through the internal feedback and logic to the flip-flop inputs. This f<sub>MAX</sub> is designated "f<sub>MAX</sub> internal". A simple internal counter is a good example of this type of design; therefore, this parameter is sometimes called "f<sub>CNT</sub>."

The third type of design is a simple data path application. In this case, input data is presented to the flip-flop and clocked through; no feedback is employed. Under these conditions, the period is limited by the sum of the data setup time and the data hold time ( $t_S + t_H$ ). However, a lower limit for the period of each  $f_{MAX}$  type is the minimum clock period ( $t_{WH} + t_{WL}$ ). Usually, this minimum clock period determines the period for the third  $f_{MAX}$ , designated " $f_{MAX}$  no feedback."

For devices with input registers, one additional  $f_{MAX}$  parameter is specified:  $f_{MAXIR}$ . Because this involves no feedback, it is calculated the same way as  $f_{MAX}$  no feedback. The minimum period will be limited either by the sum of the setup and hold times  $(t_{SIR} + t_{HIR})$  or the sum of the clock widths  $(t_{WICL} + t_{WICH})$ . The clock widths are normally the limiting parameters, so that  $f_{MAXIR}$  is specified as  $1/(t_{WICL} + t_{WICH})$ . Note that if both input and output registers are use in the same path, the overall frequency will be limited by  $t_{ICS}$ .

All frequencies except  $f_{\text{MAX}}$  internal are calculated from other measured AC parameters.  $f_{\text{MAX}}$  internal is measured directly.





# **ENDURANCE CHARACTERISTICS**


The MACH families are manufactured using AMD's advanced Electrically Erasable process. This technology uses an EE cell to replace the fuse link used in


bipolar parts. As a result, the device can be erased and reprogrammed, a feature which allows 100% testing at the factory.

# **Endurance Characteristics**

Parameter Symbol	Parameter Description	Min	Units	Test Conditions
t <sub>DR</sub>	Min Pattern Data Retention Time	10	Years	Max Storage Temperature
tor.	wiii i attem bata Neterition Time	20	Years	Max Operating Temperature
N	Max Reprogramming Cycles	100	Cycles	Normal Programming Conditions

# INPUT/OUTPUT EQUIVALENT SCHEMATICS (For MACH111, MACH131, MACH211, MACH221, and MACH231)






## **POWER-UP RESET**

The MACH devices have been designed with the capability to reset during system power-up. Following power-up, all flip-flops will be reset to LOW. The output state will depend on the logic polarity. This feature provides extra flexibility to the designer and is especially valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the

wide range of ways  $V_{\text{CC}}$  can rise to its steady state, two conditions are required to insure a valid power-up reset. These conditions are:

- 1. The Vcc rise must be monotonic.
- 2. Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

Parameter Symbol	Parameter Descriptions		Unit
t <sub>PR</sub>	Power-Up Reset Time 10 μs		μs
ts	Input or Feedback Setup Time	See Switching	
twL	Clock Width LOW Switching Characteristics		tics



**Power-Up Reset Waveform** 

#### **USING PRELOAD AND OBSERVABILITY**

In order to be testable, a circuit must be both controllable and observable. To achieve this, the MACH devices incorporate register preload and observability.

In preload mode, each flip-flop in the MACH device can be loaded from the I/O pins, in order to perform functional testing of complex state machines. Register preload makes it possible to run a series of tests from a known starting state, or to load illegal states and test for proper recovery. This ability to control the MACH device's internal state can shorten test sequences, since it is easier to reach the state of interest.

The observability function makes it possible to see the internal state of the buried registers during test by overriding each register's output enable and activating the output buffer. The values stored in output and buried registers can then be observed on the I/O pins. Without this feature, a thorough functional test would be impossible for any designs with buried registers.


While the implementation of the testability features is fairly straightforward, care must be taken in certain instances to insure valid testing.

One case involves asynchronous reset and preset. If the MACH registers drive asynchronous reset or preset lines and are preloaded in such a way that reset or preset are asserted, the reset or preset may remove the preloaded data. This is illustrated in Figure 2. Care should be taken when planning functional tests, so that states that will cause unexpected resets and presets are not preloaded.

Another case to be aware of arises in testing combinatorial logic. When an output is configured as combinatorial, the observability feature forces the output into registered mode. When this happens, all product terms are forced to zero, which eliminates all combinatorial data. For a straight combinatorial output, the correct value will be restored after the preload or observe function, and there will be no problem. If the function implements a combinatorial latch, however, it relies on feedback to hold the correct value, as shown in Figure 3. As this value may change during the preload or observe operation, you cannot count on the data being correct after the operation. To insure valid testing in these cases, outputs that are combinatorial latches should not be tested immediately following a preload or observe sequence, but should first be restored to a known state.

All MACH 1 devices support preload and all MACH 2 devices support both preload and observability.

Contact individual programming vendors in order to verify programmer support.






Figure 2. Preload/Reset Conflict

20420A-24




Figure 3. Combinatorial Latch

20420A-25



## TYPICAL THERMAL CHARACTERISTICS AS MEASURED FROM A 6-LAYER BOARD

Measured at 25°C ambient. These parameters are not tested.

Parameter			Т	<b></b> ур	
Symbol	Parameter Description		TQFP	PLCC	Unit
$\theta_{jc}$	Thermal impedance, junction to case		11.3	15	°C/W
$\theta_{ extsf{ja}}$	Thermal impedance, junction to ambient	ermal impedance, junction to ambient		24.4	°C/W
$\theta_{jma}$	Thermal impedance, junction to	200 lfpm air	34.7	17.5	°C/W
	ambient with air flow	400 lfpm air	32.9	16.7	°C/W
		600 Ifpm air	32.5	15.5	°C/W
		800 Ifpm air	31.3	14.7	°C/W

### Plastic θ jc Considerations

The data listed for plastic  $\theta$  ic are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the  $\theta$  ic measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore,  $\theta$  ic tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

# **DEVELOPMENT SYSTEMS** (subject to change)

For more information on the products listed below, please consult the AMD FusionPLD Catalog.

MANUFACTURER	SOFTWARE DEVELOPMENT SYSTEMS
Advanced Micro Devices, Inc. P.O. Box 3453, MS 1028 Sunnyvale, CA 94088-3543 (800) 222-9323 or (408) 732-2400	MACHXL <sup>®</sup> Software  Ver. 3.0
Advanced Micro Devices, Inc. P.O. Box 3453, MS 1028 Sunnyvale, CA 94088-3543 (800) 222-9323 or (408) 732-2400	Design Center/AMD Software
Advanced Micro Devices, Inc. P.O. Box 3453, MS 1028 Sunnyvale, CA 94088-3543 (800) 222-9323 or (408) 732-2400	AMD-ABEL Software Data I/O MACH Fitters
Advanced Micro Devices, Inc. P.O. Box 3453, MS 1028 Sunnyvale, CA 94088-3543 (800) 222-9323 or (408) 732-2400	PROdeveloper/AMD Software PROsynthesis/AMD Software
Cadence Design Systems 555 River Oaks Pkwy San Jose, CA 95134 (408) 943-1234	PLD™ Designer Verilog, LeapFrog, RapidSim Simulators Ver. 9504
Data I/O Corporation 10525 Willows Road N.E. P.O. Box 97046 Redmond, WA 98073-9746 (800) 332-8246 or (206) 881-6444	ABEL™ Software Synario™ Software
Mentor Graphics Corp. 8005 S.W. Boeckman Rd. Wilsonville, OR 97070-7777 (800) 547-3000 or (503) 685-7000	PLDSynthesis™ II QuickSim Simulator
MicroSim Corp. 20 Fairbanks Irvine, CA 92718 (714) 770-3022	Design Center Software
MINC Incorporated 6755 Earl Drive, Suite 200 Colorado Springs, CO 80918 (800) 755-FPGA or (719) 590-1155	PLDesigner™-XL Software
SUSIE-CAD 10000 Nevada Highway, Suite 201 Boulder City, NV 89005 (702) 293-2271	SUSIE™Simulator
Synopsys Logic Modeling 19500 NW Gibbs Dr. P.O. Box 310 Beaverton, OR 97075 (503) 690-6900	SmartModel <sup>®</sup> Library
Teradyne EDA 321 Harrison Ave. Boston, MA 02118 (800) 777-2432 or (617) 422-2793	MultiSIM Interactive Simulator LASAR



# **DEVELOPMENT SYSTEMS** (subject to change) (continued)

MANUFACTURER	SOFTWARE DEVELOPMENT SYSTEMS
Viewlogic Systems, Inc. 293 Boston Post Road West Marlboro, MA 01752 (800) 442-4660 or (508) 480-0881	ViewPLD or PROPLD (Requires PROSim Simulator MACH Fitter) ViewSim Simulator
MANUFACTURER	TEST GENERATION SYSTEM
Acugen Software, Inc. 427-3 Amherst St., Suite 391 Nashua, NH 03063 (603) 891-1995	ATGEN™ Test Generation Software
iNt GmbH Busenstrasse 6 D-8033 Martinsried, Munich, Germany (87) 857-6667	PLDCheck 90

Advanced Micro Devices is not responsible for any information relating to the products of third parties. The inclusion of such information is not a representation nor an endorsement by AMD of these products.

# APPROVED PROGRAMMERS (subject to change)

For more information on the products listed below, please consult the AMD FusionPLD Catalog.

MANUFACTURER	PROGRAMMER CONFIGURATION
Advin Systems, Inc. 1050-L East Duane Ave. Sunnyvale, CA 94086 (408) 243-7000	Pilot U84
BP Microsystems 100 N. Post Oak Rd. Houston, TX 77055-7237 (800) 225-2102 or (713) 688-4600	BP1148 BP1200 BP2100
Data I/O Corporation 10525 Willows Road N.E. P.O. Box 97046 Redmond, WA 98073-9746 (800) 332-8246 or (206) 881-6444	UniSite™ Model 2900 Model 3900 AutoSite
HI-LO/Tribal 4F, No. 2, Sec. 5, Ming Shoh E. Rd. Taipei, Taiwan	ALL-07 FLEX-700
Logical Devices Inc./Digelec 692 S. Military Trail Deerfield Beach, FL 33442 (800) 331-7766 or (305) 428-6868	ALLPRO™_88
SMS North America, Inc. 16522 NE 135th Place Redmond, WA 98052 (800) 722-4122 or SMS Im Grund 15 D-7988 Vangen Im Allgau, Germany 07522-5018	Sprint Expert MultiSite
Stag Microsystems Inc. 1600 Wyatt Dr. Suite 3 Santa Clara, CA 95054 (408) 988-1118 or Stag House Martinfield, Welwyn Garden City Herfordshire UK AL7 1JT 707-332148	Stag Quazar Stag Eclipse
System General 510 S. Park Victoria Dr. Milpitas, CA 95035 (408) 263-6667 or 3F, No. 1, Alley 8, Lane 45 Bao Shing Rd., Shin Diau Taipei, Taiwan 2-917-3005	Turpro-1 FX TX

# **APPROVED ON-BOARD PROGRAMMERS**

MANUFACTURER	PROGRAMMER CONFIGURATION
Corelis, Inc. 12607 Hidden Creek Way, Suite H Cerritos, California 70703 (310) 926-6727	JTAG PROG
Advanced Micro Devices P.O. Box 3453, MS-1028 Sunnyvale, CA 94088-3453 (800) 222-9323	MACHpro




# PROGRAMMER SOCKET ADAPTERS (subject to change)

MANUFACTURER	PART NUMBER
California Integration Coordinators, Inc. 656 Main Street Placerville, CA 95667 (916) 626-6168	Contact Manufacturer
EDI Corporation P.O. Box 366 Patterson, CA 95363 (209) 892-3270	Contact Manufacturer
Emulation Technology 2344 Walsh Ave., Bldg. F Santa Clara, CA 95051 (408) 982-0660	Contact Manufacturer
Logical Systems Corp. P.O. Box 6184 Syracuse, NY 13217-6184 (315) 478-0722	Contact Manufacturer
Procon Technologies, Inc. 1333 Lawrence Expwy, Suite 207 Santa Clara, CA 95051 (408) 246-4456	Contact Manufacturer


# **PHYSICAL DIMENSIONS\***

# PL 044

# 44-Pin Plastic Leaded Chip Carrier (measured in inches)



TOP VIEW




16-038-SQ PL 044 DA78 6-28-94 ae


<sup>\*</sup>For reference only, not drawn to scale. BSC is an ANSI standard for Basic Space Centering.

## **PHYSICAL DIMENSIONS**

# **PQT044**

# 44-Pin Thin Quad Flat Pack (measured in millimeters)





16-038-PQT-2 PQT 44 7-11-95 ae

#### **Trademarks**

Copyright  $\circledcirc$  1995 Advanced Micro Devices, Inc. All rights reserved.

AMD, the AMD logo, MACH, and PAL are registered trademarks of Advanced Micro Devices, Inc.

Bus-Friendly is a trademark of Advanced Micro Devices, Inc.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.