

PLS153 Field-Programmable Logic Array (18 × 42 × 10)

Signetics Programmable Logic
Product Specification

Application Specific Products • Series 20

DESCRIPTION

The PLS153 is a two-level logic element, consisting of 42 AND gates and 10 OR gates with fusible link connections for programming I/O polarity and direction.

All AND gates are linked to 8 inputs (I) and 10 bidirectional I/O lines (B). These yield variable I/O gate configurations via 10 direction control gates (D), ranging from 18 inputs to 10 outputs.

On chip T/C buffers couple either True (I, B) or Complement (\bar{I} , \bar{B}) input polarities to all AND gates, whose outputs can be optionally linked to all OR gates. Their output polarity, in turn, is individually programmable through a set of EX-OR gates for implementing AND/OR or AND/NOR logic functions.

The PLS153 is field programmable, enabling the user to quickly generate custom patterns using standard programming equipment.

Order codes are contained on the pages following.


FEATURES

- Field-Programmable (Ni-Cr links)
- 8 Inputs
- 42 AND gates
- 10 OR gates
- 10 bidirectional I/O lines
- Active-High or -Low outputs
- 42 product terms:
 - 32 logic terms
 - 10 control terms
- I/O propagation delay: 40ns (max.)
- Input loading: $-100\mu A$ (max.)
- Power dissipation: 650mW (typ.)
- Tri-state outputs
- TTL compatible


APPLICATIONS

- Random logic
- Code converters
- Fault detectors
- Function generators
- Address mapping
- Multiplexing

FUNCTIONAL DIAGRAM



PIN CONFIGURATION



LOGIC FUNCTION

TYPICAL PRODUCT TERM:
 $P_n = A \cdot B \cdot C \cdot D \dots$
TYPICAL LOGIC FUNCTION:
AT OUTPUT POLARITY = H
 $Z = P_0 + P_1 + P_2 \dots$
AT OUTPUT POLARITY = L
 $Z = \bar{P}_0 \cdot \bar{P}_1 \cdot \bar{P}_2 \dots$


NOTES:

1. For each of the 10 outputs, either function Z (Active-High) or \bar{Z} (Active-Low) is available, but not both. The desired output polarity is programmed via the EX-OR gates.
2. Z, A, B, C, etc. are user defined connections to fixed inputs (I) and bidirectional pins (B).

Field-Programmable Logic Array ($18 \times 42 \times 10$)

PLS153

FPLA LOGIC DIAGRAM



Field-Programmable Logic Array (18 × 42 × 10)

PLS153

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
20-pin Plastic DIP 300mil-wide	PLS153N

ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	PARAMETER	RATING		UNIT
		Min	Max	
V _{CC}	Supply voltage		+ 7	V _{DC}
V _{IN}	Input voltage		+ 5.5	V _{DC}
V _{OUT}	Output voltage		+ 5.5	V _{DC}
I _{IN}	Input currents	-30	+30	mA
I _{OUT}	Output currents		+100	mA
T _A T _{STG}	Temperature range Operating Storage	0 -65	+75 +150	°C

THERMAL RATINGS

TEMPERATURE	
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C

The PLS153 device is also processed to military requirements for operation over the military temperature range. For specifications and ordering information consult the Signetics Military Data Book.

4

DC ELECTRICAL CHARACTERISTICS 0°C ≤ T_A ≤ 75°C, 4.75V ≤ V_{CC} ≤ 5.25V

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			Min	Typ ²	Max	
Input voltage ³						
V _{IL} V _{IH} V _{IC}	Low High Clamp ^{3,4}	V _{CC} = Min V _{CC} = Max V _{CC} = Min, I _{IN} = -12mA	2.0		0.8 -1.2	V
Output voltage						
V _{OL} V _{OH}	Low ^{3,5} High ^{3,6}	V _{CC} = Min I _{OL} = 15mA I _{OH} = -2mA	2.4		0.5	V
Input current ¹¹						
I _{IL} I _{IH}	Low High	V _{CC} = Max V _{IN} = 0.45V V _{IN} = 5.5V			-100 40	μA
Output current						
I _{O(OFF)} I _{OS}	Hi-Z state ¹⁰ Short circuit ^{4,6,7}	V _{CC} = Max V _{OUT} = 5.5V V _{OUT} = 0.45V V _{OUT} = 0V	-15		80 -140 -70	μA mA
I _{CC}	V _{CC} supply current ⁸	V _{CC} = Max		130	155	mA
Capacitance						
C _{IN} C _B	Input I/O	V _{CC} = 5V V _{IN} = 2.0V V _B = 2.0V		8 15		pF

Notes on following page.

Field-Programmable Logic Array ($18 \times 42 \times 10$)



PLS153

AC ELECTRICAL CHARACTERISTICS $R_1 = 470\Omega$, $R_2 = 1k\Omega$, $0^\circ\text{C} \leq T_A \leq +75^\circ\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$


SYMBOL	PARAMETER	TO	FROM	TEST CONDITIONS	LIMITS			UNIT
					Min	Typ ²	Max	
t_{PD}	Propagation delay	Output \pm	Input \pm	$C_L = 30\text{pF}$		30	40	ns
t_{OE}	Output enable	Output-	Input \pm	$C_L = 30\text{pF}$		25	35	ns
t_{OD}	Output disable ⁹	Output+	Input \pm	$C_L = 5\text{pF}$		25	35	ns

NOTES:

- Stresses above those listed under "Absolute Maximum Ratings" may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other conditions above those indicated in the operational and programming specification of the device is not implied.
- All typical values are at $V_{CC} = 5\text{V}$, $T_A = +25^\circ\text{C}$.
- All voltage values are with respect to network ground terminal.
- Test one at a time.
- Measured with $+10\text{V}$ applied to I_7 .
- Measured with $+10\text{V}$ applied to $I_0 - I_7$. Output sink current is supplied through a resistor to V_{CC} .
- Duration of short circuit should not exceed 1 second.
- I_{CC} is measured with I_0, I_1 at 0V , $I_2 - I_7$ and $B_0 - B_9$ at 4.5V .
- Measured at $V_I = V_{OL} + 0.5\text{V}$.
- Leakage values are a combination of input and output leakage.
- I_{IL} and I_{IH} limits are for dedicated inputs only ($I_0 - I_7$).

TEST LOAD CIRCUIT**TIMING DIAGRAM****TIMING DEFINITIONS**

- t_{PD} Propagation delay between input and output.
- t_{OD} Delay between input change and when output is off (Hi-Z or High).
- t_{OE} Delay between input change and when output reflects specified output level.

VOLTAGE WAVEFORM

Field-Programmable Logic Array ($18 \times 42 \times 10$)

PLS153


LOGIC PROGRAMMING

The FPLA can be programmed by means of Logic programming equipment.


With Logic programming, the AND/OR/EX-OR gate input connections necessary to implement the desired logic function are coded directly from logic equations using the Program Table on the following page.

In this Table the logic state of variables I, P, and B associated with each Sum Term S is assigned a symbol which results in the proper fusing pattern of corresponding links defined as follows:


OUTPUT POLARITY - (B)



"AND" ARRAY - (I, B)



OR ARRAY - (B)



VIRGIN STATE

A factory shipped virgin device contains all fusible links intact, such that:

1. All outputs at "H" polarity.
2. All P_n terms are disabled.
3. All P_n terms are active on all outputs.

NOTES:

1. This is the initial unprogrammed state of all links.
2. Any gate P_n will be unconditionally inhibited if both the true and complement of an input (either I or B) are left intact.

Field-Programmable Logic Array (18 × 42 × 10)

PLS153

FPLA PROGRAM TABLE

CUSTOMER NAME _____		PURCHASE ORDER # _____		SIGNETICS DEVICE # CF (XXXX)		CUSTOMER SYMBOLIZED PART # _____		TOTAL NUMBER OF PARTS _____		PROGRAM TABLE # _____ REV _____ DATE _____																			
		NOTES: 1. The FPLA is shipped with all links / maci. That a background of entries corresponding to states of virgin links exists in the table. (Shown BLANK for clarity) 2. Unused 1 and B bits in the AND array must be programmed Don't Care (-). 3. Unused product terms can be left blank.		OR		B(0)																							
				CONTROL		(POL)																							
AND		A		B(0)		HIGH : H LOW : L																							
VARIABLE NAME		DONT CARE -		L B I B O INACTIVE -		O H L L																							
PIN	8	7	6	5	4	3	2	1	19	18	17	16	15	14	13	12	11	9	PIN	19	18	17	16	15	14	13	12	11	9
Grid area																													

FB000545