Signetics

PLS153 Field-Programmable Logic Array (18 \times 42 \times 10)

Signetics Programmable Logic Product Specification

Application Specific Products ● Series 20

DESCRIPTION

The PLS153 is a two-level logic element, consisting of 42 AND gates and 10 OR gates with fusible link connections for programming I/O polarity and direction.

All AND gates are linked to 8 inputs (I) and 10 bidirectional I/O lines (B). These yield variable I/O gate configurations via 10 direction control gates (D), ranging from 18 inputs to 10 outputs.

On chip T/C buffers couple either True (I, B) or Complement (Ī, B) input polarities to all AND gates, whose outputs can be optionally linked to all OR gates. Their output polarity, in turn, is individually programmable through a set of EX-OR gates for implementing AND/OR or AND/NOR logic functions.

The PLS153 is field programmable, enabling the user to quickly generate custom patterns using standard programming equipment.

Order codes are contained on the pages following.


FEATURES

- Field-Programmable (Ni-Cr links)
- 8 inputs
- 42 AND gates
- 10 OR gates
- 10 bidirectional I/O lines
- Active-High or -Low outputs
- 42 product terms:
 - 32 logic terms
- 10 control terms
- I/O propagation delay: 40ns (max.)
- Input loading: -100μA (max.)
- Power dissipation: 650mW (typ.)
- Tri-state outputs
- TTL compatible

APPLICATIONS

- Random logic
- Code converters
- Fault detectors
- Function generators
- Address mapping
- Multiplexing

PIN CONFIGURATION



LOGIC FUNCTION

TYPICAL PRODUCT TERM:
Pn = A · B · C · D ·
TYPICAL LOGIC FUNCTION:
AT OUTPUT POLARITY = H
Z = P0 + P1 + P2


AT OUTPUT POLARITY = L Z = P0 + P1 + P2 + ... Z = P0 · P1 · P2 · ...

NOTES:

 For each of the 10 outputs, either function Z (Active-High) or Z̄ (Active-Low) is available, but not both. The desired output polarity is programmed via the EX-OR gates.

 Z, A, B, C, etc. are user defined connections to fixed inputs (I) and bidirectional pins (B).


FUNCTIONAL DIAGRAM



Field-Programmable Logic Array (18 imes 42 imes 10)

PLS153

FPLA LOGIC DIAGRAM



Field-Programmable Logic Array (18 imes 42 imes 10)

PLS153

ORDERING INFORMATION

DESCRIPTION	ORDER CODE			
20-pin Plastic DIP 300mil-wide	PLS153N			

ABSOLUTE MAXIMUM RATINGS1

SYMBOL	DADAMETED	RAT			
STMBUL	PARAMETER	Min	Max	UNIT	
V _{CC}	Supply voltage		+7	V _{DC}	
V _{IN}	Input voltage		+ 5.5	V _{DC}	
V _{OUT}	Output voltage		+ 5.5	V _{DC}	
l _{IN}	Input currents	-30	+30	mA	
ЮИТ	Output currents		+ 100	mA	
T _A T _{STG}	Temperature range Operating Storage	0 -65	+75 +150	°C	

THERMAL RATINGS

TEMPERATURE					
Maximum junction	150°C				
Maximum ambient	75°C				
Allowable thermal rise ambient to junction	75°C				

The PLS153 device is also processed to military requirements for operation over the military temperature range. For specifications and ordering information consult the Signetics Military Data Book.

DC ELECTRICAL CHARACTERISTICS $0^{\circ}C \leqslant T_{A} \leqslant 75^{\circ}C$, $4.75V \leqslant V_{CC} \leqslant 5.25V$

			LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	Min	Typ ²	Max	UNIT
input voit	age ³	-				
V _{IL} V _{IH}	Low High	V _{CC} = Min V _{CC} = Max	2.0		0.8	٧
V _{IC}	Clamp ^{3,4}	V _{CC} = Min, I _{IN} = -12mA		~0.8	-1.2	
Output vo	ltage					
V _{OL} V _{OH}	Low ^{3,5} High ^{3,6}	V_{CC} = Min I_{OL} = 15mA I_{OH} = -2mA	2.4		0.5	٧
Input curr	ent ¹¹	-	'			
l _{fL} l _{fH}	Low High	V_{CC} = Max V_{IN} = 0.45V V_{IN} = 5.5V			-100 40	μΑ
Output cu	rrent		•		•	
10(OFF)	Hi-Z state ¹⁰ Short circuit ^{4,6,7}	V _{CC} = Max V _{OUT} = 5.5V V _{OUT} = 0.45V V _{OUT} = 0V	$V_{OUT} = 5.5V$ $V_{OUT} = 0.45V$		80 -140 -70	μA mA
los	V _{CC} supply current ⁸	V _{CC} = Max	- 13	130	155	mA
loc		ACC + INIGX		1	155	IIIA
Capacitan	ce				1	1
C _{IN} C _B	Input I/O	$V_{CC} = 5V$ $V_{IN} = 2.0V$ $V_{B} = 2.0V$		8 15		pF

Notes on following page.

Field-Programmable Logic Array (18 \times 42 \times 10)

PLS153


AC ELECTRICAL CHARACTERISTICS $R_1 = 470\Omega$, $R_2 = 1k\Omega$, $0^{\circ}C \le T_A \le +75^{\circ}C$, $4.75V \le V_{CC} \le 5.25V$

SYMBOL	PARAMETER	то	FROM	TEST CONDITIONS	LIMITS			
					Min	Typ ²	Max	UNIT
t _{PD}	Propagation delay	Output±	Input±	C _L = 30pF		30	40	ns
toe	Output enable	Output-	Input±	C _L = 30pF		25	35	ns
top	Output disable9	Output+	Input±	C _L = 5pF		25	35	ns


NOTES:

- 1. Stresses above those listed under "Absolute Maximum Ratings" may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other conditions above those indicated in the operational and programming specification of the device is not implied.
- 2. All typical values are at V_{CC} = 5V, T_A = +25°C.
- 3. All voltage values are with respect to network ground terminal.
- 4. Test one at a time.
- 5. Measured with +10V applied to I7.
- 6. Measured with +10V applied to l_{0-7} . Output sink current is supplied through a resistor to V_{CC} .
- 7. Duration of short circuit should not exceed 1 second.
- 8. I_{CC} is measured with I_0 , I_1 at 0V, $I_2 I_7$ and B_{0-9} at 4.5V.
- 9. Measured at V_T = V_{OL} + 0.5V.
- 10. Leakage values are a combination of input and output leakage.
- 11. IIL and IIH limits are for dedicated inputs only (I0-I7).

TEST LOAD CIRCUIT



TIMING DIAGRAM




TIMING DEFINITIONS

t_{PD} Propagation delay between input and output.

t_{OD} Delay between input change and when output is off (Hi-Z or High).

t_{OE} Delay between input change and when output reflects specified output level.

VOLTAGE WAVEFORM



Field-Programmable Logic Array (18 imes 42 imes 10)

PLS153


LOGIC PROGRAMMING

The FPLA can be programmed by means of Logic programming equipment.


With Logic programming, the AND/OR/EX-OR gate input connections necessary to implement the desired logic function are code directly from logic equations using the Program Table on the following page.

In this Table the logic state of variables I, P, and B associated with each Sum Term S is assigned a symbol which results in the proper fusing pattern of corresponding links defined as follows:


OUTPUT POLARITY - (B)



"AND" ARRAY - (I, B)



OR ARRAY-(B)



NOTES

- 1. This is the initial unprogrammed state of all links.
- Any gate P_n will be unconditionally inhibited if both the true and complement of an input (either I or B) are left intact.

VIRGIN STATE

A factory shipped virgin device contains all fusible links intact, such that:

- 1. All outputs at "H" polarity.
- 2. All Pn terms are disabled.
- 3. All Pn terms are active on all outputs.

POLARITY

Field-Programmable Logic Array (18 imes 42 imes 10)

PLS153

FPLA PROGRAM TABLE

