| Display title | File:SH-1 SH-2 CPU Core Architecture.pdf |
| Default sort key | SH-1 SH-2 CPU Core Architecture.pdf |
| Page length (in bytes) | 42 |
| Namespace | File |
| Page ID | 25740 |
| Page content language | en - English |
| Page content model | wikitext |
| Indexing by robots | Allowed |
| Number of redirects to this page | 0 |
| Hash value | 459619b69854dcc1206b9b6a8bfb56c43f4a329c |
| Edit | Allow all users (infinite) |
| Move | Allow all users (infinite) |
| Upload | Allow all users (infinite) |
| Page creator | Hivebrain (talk | contribs) |
| Date of page creation | 20:30, 27 July 2016 |
| Latest editor | Hivebrain (talk | contribs) |
| Date of latest edit | 20:30, 27 July 2016 |
| Total number of edits | 1 |
| Total number of distinct authors | 1 |
| Recent number of edits (within past 90 days) | 0 |
| Recent number of distinct authors | 0 |